

O'zbekistan Respublikası baylanıs, informaciyalastırıw ha'm telekomunikaciya texnologiyalari ma'mleketlik kommiteti.

Tashkent informatsiyalıq texnologiyalari universiteti.

No'kis filiali.

Kompyuter injiniringi fakulteti.

Kompyuter injiniringi jo'nelisi.

Ornatılğan sistemanın' programmalıq
ta'miynatin islep shıg'ıw pa'ninen tayarlang'an

Kurs jumısı

Tema: Aqilli mashina sistemasin jaratiw.



Orinlag'an:

Kalbaeva A

Qabillag'an:

No'kis 2017-jıl

Tema: Quartus II programmasi signallarg'a islew beriw imkaniyatlarin paydalaniw.

Reje:

- I. Kirisiw
- II. Tiykarg'i bo'lim
 - a) Quartus II programmasi menen adimba adim tanisiw.
 - b) Quartus II programmasi menen signallardi qayta islew.
- III. Juwmaqlaw
- IV. A'debiyatlar

Kirisiw

Quartus II a'meliy programmasi ha'zirgi zaman talabina say bolg'an talaplarg'a toliq juwap beriw imka'niyatina iye boldi. Endi biz Quartus II programmasi menen jaqinan tanisip shig'amiz.



1-suwret

Bunda kiriwshi signal 1-suurette ko'rsetilgen. Og'an islew beriw protsessi to'mendegi izbe izlikte a'melge asiriladi.

Misal proekt simulyatsiyasin (Megawizard) megafunktsiyasin eki sanin' qosiliwin ko'rip shig'amiz.

1. Proekt jaratamiz. Quartus || de.

2. Proektti bul faylidi Verilong Jodi menen jaratamiz, onin atin main ham og'an Top level entity di beremiz. Bul modul bas fayilda o'z ishine eki kiriwshi ha'm shig'iwshi boladi.

```
module main
```

```
(
```

```
    input wire [7:0] in1,
```

```
    input wire [7:0] in2,
```

```
    output wire [15:0] out
```

```
);
```


```
endmodule
```

3. Projektge megafunktsiya (**MegaWizard**) ko'beytiwshi qosamiz. Bunin' ushin Tools->MegaWizard Plug-In Manager.


4. Dialog aynasinan **Create a new custom megafunction variation** saylaymiz.

5. Keyingi dialogda bizin' jan'a moduldin' atin beremiz, yag'niy MegaWizard aniqlanatug'in bul at boladi mult.


6. Bul dialogda terek siyaqli **Installed Plug-Ins** al onin' shaqasi **Arithmetic** onan keyin **LPM_MULT** saylaymiz ha'm **next** knopkasini basamiz.



7. Nastroikani qoyamiz kiriw 8 bit al shig'iw 16.




8. Keyingi dialogda nastroykni dawam etiremiz: ekinshi kiriwshi ha'r dayim emes, ma'nislit ko'beytiwshi, realizatsiyani по умолчанию qollaw (kompilyator imkaniyatlarina qarap ishki jaylasqan ПЛИС ko'beytiwshilerin qollaniw, al olar jetpey qalg'an gezde ko'beytiwshini logikaliq bloklar ja'rdeminde realizatsiyalaw).




9. Keyingi dialogda realizatsiyalaw waqtinda конвейер(eger minani qollansaq , neshe taktli irkilis shig'iwshi signalda) ha'm tip optimallastiriw korsetiledi. Конвейер di qollaniw ko'beytiwdi parallel operatsiyalar joli menen a'melge asiriwg'a mu'mku'nshilik beredi. Yag'niy logikaliq bloklardi ekanomlawg'a (ishki

ornatilg'an ko'beytiwshiler joq jag'dayinda), biraq ko'beytiw operatsiyasi bul jag'dayda ko'plew waqiti talap etedi.



10. Endigi dialog informatsiya xarakterin alip ju'redi, simulyatsiya waqtinda qanday kerekli bileotekalar kerek ekenin.

11. Endigi dialog qanday fayillar jaratilatug'unin jumis masteri aqirina qarap ko'rsetedi. Файл mult_bb.v не нужен



12. Finish knopkasın basamız ha'm usi proektke fayil qosilg'anin tastiyqlaymız.

13. Sgeneratsiyalang'an fayildi Project Navigator fayl vkladkasınan tapsa boladi.

14. Oni aship mina kodti ko'riwge boladi.

```
// synopsys translate_off  
`timescale 1 ps / 1 ps  
  
// synopsys translate_on  
  
module mult (  
  
    dataa,  
  
    datab,  
  
    result);  
  
    input [7:0] dataa;  
  
    input [7:0] datab;  
  
    output [15:0] result;  
  
    wire [15:0] sub_wire0;  
  
    wire [15:0] result = sub_wire0[15:0];  
  
    lpm_mult lpm_mult_component (  
  
        .dataa (dataa),  
  
        .datab (datab),  
  
        .result (sub_wire0),  
  
        .aclr (1'b0),  
  
        .clken (1'b1),  
  
        .clock (1'b0),  
  
        .sum (1'b0));
```

```

defparam
    lpm_mult_component.lpm_hint = «MAXIMIZE_SPEED=5»,
    lpm_mult_component.lpm_representation = «SIGNED»,
    lpm_mult_component.lpm_type = «LPM_MULT»,
    lpm_mult_component.lpm_widtha = 8,
    lpm_mult_component.lpm_widthb = 8,
    lpm_mult_component.lpm_widthp = 16;
endmodule

```

Bunda kiriwshi ha'm shig'iwshi jaratilg'an moduldi ko'rse boladi mult – dataa, datab, result.

15. Megafunktsiyani qosamiz bas modul ko'beytiw main:

```

module main
(
    input wire [7:0] in1,
    input wire [7:0] in2,
    output wire [15:0] out
);
    mult mult01(.dataa(in1), .datab(in2), .result(out));
endmodule

```

16.Tuwrilig'in tekseriw ushin kompilyatsiya qilamiz. Kompilyatsiyadag'i otchetta Ko'rsetilgen bir qosiliwshi ko'rsetilgen.

17.Proekt direktriyasina testbench TV_main.v jaratamiz to'mendegishe ko'riniste.
`timescale 1 ms / 1 ms // o'lshem birligi waqit/ aniqliq model waqt(1, 10, 100)

```

module testbench_main;

reg [7:0] input_a;
reg [7:0] input_b;
wire [15:0] out_c; // shig'iw ushin

//testlenip atirg'an modul kopyasin ustanovka qilinadi main main1(input_a,
input_b, out_c);

// blok initial tek g'ana bir ret islenedi

initial
begin
    input_a = 8'd255;
    input_b = 8'd11;
end

// Tawsilip atirg'an simulyatsiya waqit momentinde 400 edenitsa waqit modelinde
initial
begin
#100000 $finish;
end

endmodule

```


18. ModelSim di iske qosamiz ha'm direktoriyasin o'zgertemiz usi proekti (File->Change Directory)

19. A'melge asiramiz Compile->Compile ha'm main.v fayilin saylaymiz, TB_main.v, mult.v, Compile knopkasini basip kompilyatsiya qa'tesiz juwmaqlang'anin ko'riwimizge boladi.


20. Simulyatsiyani iske qosamiz. Simulyatsiyani iske qosiw mishkanin' shep jag'in eki ret testbench(TB_main.v)baslag'an qolayli. Biraq megafunktsiyanin' bibleotekalarin qollang'anda bibleotekag'a qosiliw za'ru'r, olardin' qatarina

kiriwshi ModelSim-Altera, ko'binese eki basiwdan TB_main.v simulyatsiyani iske qosiwshi usi direktoryada izlew modul menen . Sonin' ushin simulyatsiaydan qollanilg'anda bibleotekaliq megafunktsiyani qosiw Simulate->Start Simulation joli menen a'melge asiriladi.


21. Ashilg'an dialogda testbench saylaymiz



22. Libraries vkladkasinda aynada search Libraries basiladi Add, ham aynadag'I strelkadan to'menge qatardan standartniy bibleotekadan библиотеку 220model_ver(ol jerden lpm_ver biraq 220model_ver ko'pshilik funktsiyalardi o'z ishine aladi , ha'm oni oylanbastan qosa boladi). Ko'setilgen bibleoteka atlar ishinde ver-verilong ma'nisin bildiredi, bul yag'niy gilitli so'z, saylawda 220model qosilg'anda simulyatsiyasi qatelik payda boladi «Unresolved defparam reference to 'lpm_mult_component'». Bul qa'telik kanstanto parametiri Verilongda ha'm VHDL o'z aldina ayrilip turadi.




23. Ashilg'an aynada Objects kontekstli menyudi shaqirip Add to ->Wave -> Signal in Region a'melge asiradi.



24. F9 basamiz ha'm simulyatsiya na'tijesin tekseremiz.

25. Aynada Wave kontekstli menyudi shaqiramiz ha'r bir signaldi ha'm Radix bo'liminde Decimal di saylaysmiz (Megafunktsiyani jaratqanimizda bizler ko'beytiwshi tip belgisin qollandiq).




26. Simulyatsiya juwmaqlandi Simulate->End Simulation.

Quartus II summator isleymiz.


Kishi proekt Marsahod platasi ushin. Proekt bir neshe modullerden turadi, ha'm ol dim da u'lken jumisti atqarmaydi yag'niy eki bitli ni йышыншпэф imkan beredi. Bizin' platamizda 4 knopka bar. Ekewi – bir ekibitli san ha'm qalg'an eki knopka eki ekibitli san . Na'tiyjeni qosiliwshini Marsahod platasi svetadiodinda ko'rsetemiz. Biz Quartus programmaliq ortalig'inda sxema sizip u'yrenemiz.

Adim 1. Basta o'zimistin' saytan pustoy proekt alamiz. Taza papka jaratamiz **max2adder** ati menen ha'm Quartuzdi iske qosamiz.




Menyu ge kirip Open Project punktin tan'lap oni ashamiz.

Adim 2.




Fayildi tan'law ushin dialog aynasi ashiladi . Onan biz bixin' jaratilg'an papkamizg'a **max2adder** kirip ha'm Proekt max2 fayilin saylaymiz.

Adim 3.




Proekt ashiq biraq esh narse visualno qilinbadi. Proekt ati endi biz jaratqan taza proekt penen ataldi. Tishqanshani panel istrumentke alip kelemiz , kristaldi esletiwshi. Ha'm oljerde pod skazka payda boladi "Project navigator" usi knopkani basamiz.

Adim 4.



Shep tarapte proekt navigator aynasi payda boldi. Onin' u'sh zakladkasinda proket ierarxiyasin ko'rse boladi(qaysi bas modul ha'm quramindag'i) ha'm onan basqa proekt fayillari. Tishqansha eki ret basamiz bas modulge max2 ha'm fayl ashiladi, bas modul haqqinda toliq mag'lumat (**top-level entity**) ta ko'rsetilgen.


Adim 5.



Max2.bdf grafikaliq fayili ashilg'anin ko'remiz **max2.bdf** – bul Block Diagram File.


A'lvette proekt bas fayili grafikaliq tu'rde boliwi kerek emes. Bul Verilog yaki VHDL yaki onan basqasi da boliwi mu'mku'n.

Adim 6.




Xa'zir biz bul shala pustoy proekten tap taza proekt qilamiz. Panel instrumenti basamiz knopkasin strelka tarizli suwreti menen - Selection Tool- obiyektlerdi belgilep aliw instrumenti. Bizin' sxemamizg'a basip olardi belgilep aliwmiz mu'mku'n olar belgilengende aspen ko'k ren'ge kiredi. Klaviaturadan **Del** knopkasin basamiz ha'm belgilengen obiekt yaki gruppqa o'shiriledi. Men bul proektte tek g'ana to'rt kiriwshi **key[3..0]** (olar Marsaxod platasindag' knopkalarg'a tuwra keledi) ha'm shig'iwshi **led[7..0]** (olar segiz svetadiodg'a tuwra keledi).

Adim 7.




Mine mende boar sxemadan ne kalg'anin ko'riwin'izge boladi. Buni nege islep atiripan taza proekttten baslag'an jaqsilaw boladi, yaq negeki bul proektte en' kerekli nastroykalar ornatilg'an Marsaxod platisi ushin sonin' ushin da taza proekt alip oni tazaladiq. Bul nastroykalar mikroxxema tiplerine baylanisli ha'm kontakt mikroxxemasi bo'listiriliwin aytsaq boladi. Buni an'sat teksersek boladi.

Adim 8.



Assignments\Assignment Editor ge kiremiz (redactor naznachanyasin iske tu'siredi).


Adim 9.



Misalan bul jerde ko'rinit turipti mas keliwshi kiriwshi Marsaxod platasinag'i knopkag'a mikrosxema kontaktlerindegi PIN_18, PIN_17, PIN_16, PIN_15 jalg'anadi.Tap usinday basqa joli boliwi da mu'mku'n emes. Plata uje tayin boldi paykilendi ha'm bul kontaktler knopkalarg'a baradi eger siz o'zin'izdin' ustroystvan'izdi [FPGA](#) yaki CPLD da qilmaqshi bolsan'iz kiriwshi shig'iwshi


knopkalarin'izdi o'zin'iz bersen'is boladi. Onda Marsaxod Platasi menen eksperement otkeremiz. Oni barlig'ish qabil etemiz.
Redaktoe naznachenieni jawamiz.

Adim 10.




Endi jan'a fayil jaratamiz. Menuden **File/New** saylaymiz.

Adim 11.




Bul dialogda fayildin' tipin saylaw imkaniyati bar, jaratiliwshi fayildin'. Xa'zir **Block Diagram/Schematic File** saylaymiz ha'm sxemani siza baslaymiz.

Adim 12.



Jan'a grafikaliq fayil jaratildi ha'm oni satronit eiwimiz kerek-men bug'an **adder1.bdf** atin beremen.


Adim 13.



Panel instrumentinde knopkani suwret pene logikaliq element korip tursizba (podskazka "**Symbol Tool**").


Knopkani basqanimizdan keyin dialog aymasi shig'iw kerek, bizge kerekli logikaliq element bibleotekasin saylawg'a ja'rdem beriwshi.

Adim 14.




Bul **Symbol** dialogi. Bizin' sxemamiz kiriwshi ha'm shig'iwshi boladi ha'm bir neshe logikaliq logikaliq elementen. Bibleoteka papkalari arasinan (**libraries**) tabiwerek **primitives/pin/input**. Ha'm ok basamiz biz ta'repten belgilengen element sxemada payda boladi.

Adim 15.



Bizlerge sxemag'a u'sh kiriwshi ornatiwimiz kerek. Bul grafikaliq redaktor ju'da qolayli. Siz ornatilga'an elementlerdi an'sat qozg'atiwin'iz mu'mku'n, buffer obneyege da kopya qilsan'iz boladi, vstavit etsen'izde boladi. Kiriwshilerge at bersek (ha'm onan basqa elementlerge) tishqanshanin' on' ta'repin basip belgilengen obiyekte punk menuden Properties(свойства). Xazir kak raz siz ko'rip turg'anin'iz suwret kiriwshi atlari o'zgertilgen (**pin**) dialoginde **Pin Properties**.


Adim 16.



Analogochnim obrazom sxemag'a shig'iwshi logikaliq element qoyamiz **И ha'm ИСКЛЮЧАЮЩЕЕ ИЛИ.**


Oni **libraries/primitives/logic** papkasinan izlen'.

Adim 17.




Endi bul elementlerdi sxemag'a slu qilip qoyip ha'm simlarg'a jalg'aw kerek. Simlar menen jalg'aw ushin panel instrumentten **Orthogonal Node Tool** tabin'. Keyin simdi prosti sizin'. Eger kerek bolsa shinani sizin', onda **Orthogonal Bus Tool** qollanin'.

Adim 18.




Mende minanday sxema payda boldi- bul qolayli summator daje alip ju'rsede boladi. Toliq mag'luwmat <http://marsahod.org> ko'rsetilgen. Endi bul modulden sxema ko'rnisindegi component islesek boladi, ja'nede basqa modullerge ornatiw ushin.

Adim 19.



Punkt menudan **File/Create-Update/Create Symbol File for Current File** saylan'. Bul jan'a component jaratadi, yag'niy sizin' basqa sxemalarin'izg'a da ornatiw ushin. Verilog, VHDL, AHDL, fayilinan komponent sxemasin jaratsa boladi.


Adim 20.



Itibar qaratin' xa'zir bizge jaratiliwshi kompananta atin jaziwimiz kerek.


По умолчанию ol sxema ati menen duris keledi. Solay saxronit etip qoyayiq. Fayildin' tipi - **Symbol File (*.bsf)**.

Adim 21.



Endi biz bizin' birinshi faylilimiz **max2.bdf** redaktirovание sina qaytayiq. Endi usi jerge bizin' jaratilg'an jan'a komponenta **adder1** di jaylastirsaq boladi. Panel instrument knopkasin basamiz **Symbol Tool** ha'm bizge jaqsi tanis dialog ko'remiz **Symbol**. Endi bunda komponentani alltera bibleotekasinan izlemeymiz al bizin' proekt papkasinan jan'a jaratilg'an komponenta ni alamiz.

Adim 22.



Biz bizin' sxemag'a eki komponenta **adder1** bir invertor **HE**, birneshe element **GND** (qolanimay atirg'an kiriwshilerdi zemlyag'a jalga'aw ushin). Ha'mme elementlerdi suvretegi dey qilip jalga'an'.

Bilay jalga'ng'an birinshiden knopkasin basqan gezde og'an tiyisli svetadiod jansin(to'rt shep svetadiod), ekinshiden ekibitli qosiliwshi na'tijesi u'sh on' svetadiodda ko'rinsin.

Soraw payda boliwi mu'mku'n nege signal knopkadan инвертируется?. Negeki signal knopkag'a jalga'ng'an onsha u'lken emes elektr energiyasina jalga'ng'an rezistorlar. Bul chip ishinde islengen **Assignment Editor** nastroykasinan ko'rse boladi **key[3..0]** knopkasi ushin. **weak pull-up resistor** optsiyidi ko'resiz qosilg'an

(On). Solay etip knopkani baspay aq kiriste logikaliq edinitsa berdi, a basilsa logikaliq nol (замыкается к земле). Proekt tayin Kompilyatsiya isleymiz ha'm oni **Марсоход** Platasina jayg'astiramiz. Platag'a qalay biriktiriw tuwrali mina jerde ko'rsek boladi <https://marsahod.org/11-blog/>.

Bizin' platani a'melde sinawdan aldin ekilik qosiw misalin sizge ko'rsetsem.

$$00 + 00 = 000 \text{ (nol + nol = nol)}$$

$$01 + 00 = 001 \text{ (bir + nol = bir)}$$

$$01 + 01 = 010 \text{ (bir + bir = eki)}$$

$$10 + 01 = 011 \text{ (eki + bir = u'sh)}$$

$$10 + 10 = 100 \text{ (eki + eki = to'rt)}$$

$$11 + 01 = 100 \text{ (u'sh + bir = to'rt)}$$

$$11 + 11 = 110 \text{ (u'sh + u'sh = alti)}$$

Biz ko'riwimiz kerek bolg'an zat **Марсоход** platasindag'i knopkani basqanimizda.


Mina jerde sabaqa tiyisli barliq proektler: [Двухбитный сумматор - к уроку Quartus II \(72.14 Кбайт\)](#)

Bular ha'r dayimg'i yad, tez yad ha'm 1-darejeli KESH yadlar. Usi temalarda a'dette interfeys sirtta jaylasqan yamasa eki yad ha'm interfeys ishinde jaylasqan ha'm interfeys sirtta jalasqan yad haqqinda so'z baradi. Bulardan tisqari ROM 2-da'rejeli KESH ha'm tez yad siyaqli birlemshi yadlaar ha'm platag'a baylaniaqan, biraq tuwridan tuwri interfeysge baylanispaytug'in eklemshi/u'shlemshi yadlar.(maselen: CD-ROM, jumsaq disk, qatti disk ha'm lentalar) haqindag'I mag'liwmatlardi o'z ishine aladi. Birlemshi yad a'dette yad sistema bir bo'lek esaplananip, u'sh komponentlerden payda etiledi.(su'wret 3.3de ko'rsetilgen):

- yad mikrosxemasi;

-adress shinasi;


- mag'liwmat shinasi.



Su'wet 3.3 Birlemshi yad sistema astindag'i apparat qurilma.

Uliwma alg'anda, yad integral sxemasi u'sh bo'limnen payda etilgen: yad massivi, a'dress deshipratori ha'm mag'liwmat interfeysi. Yad massivi tiykrinda mag'liwmat bitlerin saqlawshi fizikaliq yad. Interfeys ha'm programist yadqa bir o'lshemli massiv sipatinda mu'ra'ja't etilgende , ha'r bir massiv yasheykasi baytlar qatarin payda etedi ha'm qatardag'ilardi bitler sani o'zgeriwi mu'mkin.Negizinde ha'r bir yasheyka bir bit mag'lumatta saqlay alatug'in jalg'iz qatar ha'm bag'analarg'a iye adresslengen yad yasheykalardan payda bolg'an eki o'lshemli fizikaliq yad bolip tabiladi.


Yad eki o'lshemli massiv ishinde ha'r bir elementler jaylasiwshi a'dette , bag'ana ha'm qatarlar parametrlerden payda boliwi yad fizikaliq adress dep ataladi.



Su'wret 3.4 ROM yad massivi

Integral sxemanin' qalg'an tiykarg'i kompanenti adres deshipratori adres shina mag'liwmatlarg'a tayang'an halda yad massvine mag'liwmatlar adressin tabadi, mag'liwmatlar interfeysi bolsa mag'liwmatlardı uzatiw ushin mag'liwmatlar shinasin mag'liwmatlar menen ta'minleydi. Mag'liwmatlar ah'm adressler shinasi integral mikrosxema yad adressi deshiferlang'an ha;m mag'liwmatlar interfeysinen mag'liwmat aladi ha'm uzatadi. Yad tu'rline qarap, platag'a baylanisiwshi my'mkin bolg'an yad mikrosxemasi tu'rli paketlerge jetkizedi. Yad paketi tu'rleri paket eki qatarli (dualinlinepackagesDIP), apiwayi qatarli yad modeli (singlein-linememorymodulesSIMM), eki qatarli yad qatarlarin (dualin-linememorymodules DIMM) o'z ishine aladi. DIP paket eki kerisinshe islep

*turatug'in ayaqli(nuh)bolip keramika ya'ki plastinka materealinan
tayarlang'an. (su'wret 3.5).*



Su'wret 3.5. DIP yadina misal.

*En' joqari da'rejede birlemshi ha'm ekilemshi yadlardı eki gruppag'a bo'liw
mu'mkin: ku'shleniwge baylanisli bolg'an ha'm bolamag'an.*

Juwmaqlaw

Usi temada hazirgi ku'nde ko'pshilik inobatsiyalarda paydalanip atirg'an atama, jan'a ornatilg'an sistemag'a ta'rip beriw menen baslanadi. Sonnan son' ornailg'an sistema arxitekturasi haqqinda sistemanin' tu'rli strukturalari ta'repten mag'liwmat beredi. Bul bo'lim sondayaq arxitekturaliq jandasiw ne ushin ornatqan sistemani tu'sindiriw ushin qollanilg'anlig'in ha'm ol jandasiw sistemani tu'sindiriwdi a'piwayilastirg'anlig'I haqqinda mag'liwmat berip o'tilgen.

Bug'an qosimsha ra'wishte bul jandasiw ornatilg'an sistema menen ne islew yaki ne isley almasliqtı aniqlawg'a xizmet qiladi ha'm platalg'a jaylasqan sistemani o'zgertiriw odan qayta paydalaniw imkanyatina alip keledi, bul arqali naq pul pa'seyiwi mu'mkin. Keyingi temada ornatilg'an sistemani proektlestiriwde qanday kerekli rol oynawdi ko'rsetip beriwshi d'slepki real-du'nyadan misallardi o'z ishine aladi. Budan ma'xset a'piwayi qurilmalar menen baylanisli standartlardi biliw ha'm tu'siniwdin kerekli ko'rsetkishi ha;m bul standartlardi jana arxitektura jaratiw ushin qollanadi.

A’debiyatlar

1. Грушвицкий Р.И., Мурсаев А.Х. Угрюмов Е.П. Проектирование систем на микросхемах с программируемой структурой. 2-е изд., перераб. и доп. СПб.: БХВ-Петербург, 2006. - 736с.
3. Поляков А. К. Языки VHDL и VERILOG в проектировании цифровой аппаратуры. М.: СОЛОН-Пресс, 2003. -320с.
4. Quartus II Handbook Version 10.1. Интернет ресурс.
http://www.altera.com/literature/hb/qts/quartusii_handbook.pdf
7. Verilog HDL Reference Manual. – IEEE Std 1364 – 1997.
8. DE2-70 Development and Education Board. Интернет ресурс.
http://www.altera.com/education/univ/materials/boards/de2-70/unv-de2-70-board.html?GSA_pos=1&WT.oss_r=1&WT.oss=de-270